




USB DFU requires stable levels on PA10, PB5, PB11 & PC11. PB2 must be low during boot. R12, R13, R20, & R21 provide stable input levels for DFU.



Test points for JTAG debug available on bottom connector
Note: LED resistors may need to be removed for debug(tbd).


P00 TIM2_CH1/TIM2_ET, TIM6_CH1_USART2_CTS, EVENTOUT/ADC1_0_WKUP1
P01 TIM2_CH2, TIM5_CH1_USART1_RX/TIM2_RTS, EVENTOUT/ADC1_1
P02 TIM2_CH3, TIM5_CH3_USART1_TX/TIM2_CTS, EVENTOUT/ADC1_2
P03 TIM2_CH4, TIM5_CH4_USART2_RX/TIM2_CTS, EVENTOUT/ADC1_3
P04 SPI1_NSS/25L_WS, SPI1_NSS/25S_WS, USART2_CK, EVENTOUT/ADC1_4
P05 TIM2_CH1/TIM2_ET, SPI1_SCK/25L_CK, EVENTOUT/ADC1_5
P06 SPI1_MOSI/25L_SD, SPI1_MOSI/25S_SD, USART2_RX/TIM2_CTS, EVENTOUT/ADC1_6
P07 MC0_1, TIM1_CH1_USART1_RX, USB_FS_SOFT_SDIO_D1, EVENTOUT
P08 MC0_2, TIM1_CH2_USART1_RX, USB_FS_VBUS, SDIO_D2, EVENTOUT/OTG_FS_VBUS
P09 MC0_3, SPI1_MOSI/25L_SD, SPI1_MOSI/25S_SD, USART2_RX/TIM2_CTS, EVENTOUT
P10 MC0_4, SPI1_MOSI/25L_SD, SPI1_MOSI/25S_SD, USART2_RX/TIM2_CTS, EVENTOUT
P11 MC0_5, SPI1_MOSI/25L_SD, USART1_RX, USB_FS_DM, EVENTOUT
P12 MC0_6, SPI1_MOSI/25L_SD, USART1_RX, USB_FS_DM, EVENTOUT
P13 MC0_7, USART1_RTS, USART1_RX, USB_FS_DM, EVENTOUT
P14 MC0_8, USART1_RTS, USART1_RX, USB_FS_DP, EVENTOUT
P15 JTDS-SWDIO, EVENTOUT
JTCS-SWLK, EVENTOUT
JTCD-SWLK, EVENTOUT
JTDO, TIM2_CH1/TIM2_ETR, SPI1_NSS/25L_WS, SPI1_NSS/25S_WS, USART1_TX, EVENTOUT

PB0 TIM1_CH2N, I2C2_CH2, SPI1_SCK/25S_CK, EVENTOUT/ADC1_8
P01 TIM1_CH3N, I2C3_CH3, SPI1_SCK/25S_CK, EVENTOUT/ADC1_9
P02 JTDO-SWD, TIM2_CH2, SPI1_SCK/25L_CK, SPI1_SCK/25S_CK, USART1_RX, I2C2_SDA, EVENTOUT
P03 JTCS-SWLK, TIM2_CH3, SPI1_SCK/25L_CK, SPI1_SCK/25S_CK, USART1_RX, I2C2_SDA, EVENTOUT
P04 P05 TIM3_CH2, I2C1_CH2, SPI1_MOSI/25L_SD, SPI1_MOSI/25S_SD, SDIO_D3, EVENTOUT
P06 TIM4_CH1, I2C1_CH1, USART1_RX, I2C2_SDA, EVENTOUT
P07 TIM4_CH2, I2C1_CH2, USART1_RX, I2C2_SDA, EVENTOUT
P08 TIM4_CH3, TIM10_CH1, I2C1_SDA, SPI1_SCK/25S_CK, USART1_RX, I2C2_SDA, SDIO_D5, EVENTOUT
P09 TIM4_CH4, I2C1_CH4, SPI1_MOSI/25L_SD, USART1_RX, I2C2_SDA, SDIO_D7, EVENTOUT
P10 TIM2_CH3, I2C2_CH3, SPI2_SCK/125L_CK, USART1_RX, I2C2_SDA, SDIO_D7, EVENTOUT

PB11 TIM1_BKIN, I2C2_SMB, SPI2_NSS/125L_WS, SPI2_SCK/125S_CK, EVENTOUT
P01 TIM1_CH2N, SPI2_SCK/125L_CK, USART1_RX, I2C2_SDA, EVENTOUT
P02 TIM1_CH3N, SPI2_MOSI/125L_SD, SPI2_MOSI/125S_SD, SDIO_D6, EVENTOUT
P03 RTC_50Hz, TIM1_CH3N, SPI2_MOSI/125S_SD, SDIO_CK, EVENTOUT/RTC_REFIN

P04 EVENTOUT/ADC1_10
P05 EVENTOUT/ADC1_11
P06 SPI2_MISO/125L_SD, EVENTOUT/ADC1_12
P07 SPI2_MOSI/125L_SD, EVENTOUT/ADC1_13
P08 PC4 EVENTOUT/ADC1_14
P09 PC5 EVENTOUT/ADC1_15
P10 PC6 EVENTOUT/ADC1_16
P11 PC7 TIM3_CH2, SPI2_SCK/125L_CK, USART1_RX, SDIO_D7, EVENTOUT
P12 PC8 MC0_2, TIM3_CH4, I2C3_SDA, I2S2_CKIN, SDIO_D1, EVENTOUT
P13 PC9 SPI1_SCK/25L_CK, USART1_RX, I2C2_SDA, EVENTOUT
P14 PC10 I2C2_SDA, SPI1_MISO, SDIO_CK, EVENTOUT
P15 PC11 I2C2_SDA, SPI1_MOSI/125L_SD, SDIO_CK, EVENTOUT
P16 PC12 SPI1_MOSI/125S_SD, SDIO_CK, EVENTOUT
P17 PC13 ANTI_TAMP/RTC_AMPA, RTC_OUT, RTC_TS
P18 PC14 OSC32_IN
P19 PC15 OSC32_OUT
P01 PH0 OSC32_IN
P02 PH1 OSC32_OUT
P03 PD2 TIM3_ETR, SDIO_CMD, EVENTOUT

R19 prevents a silicon failure from short circuiting the backup battery.



All pins 5V tolerant except PA4 & PA5
Therefore X skin SPI is not 5V tolerant
PC13 is limited to 3mA out.

